Ethernet PHY

Ethernet PHY

MACOM’s portfolio of 10G/25G/40G/50G/100G Ethernet Physical Layer (PHY) devices offers unparalleled performance while maintaining high density at low cost. Integrated high-speed, high performance mixed signal I/O using advanced CMOS process nodes support a variety of optical and copper connectivity interfaces. This allows the Ethernet PHY product line to span rack and cluster connectivity within the data center and seamlessly extend to connect multiple data centers together over DWDM optical links. Advanced features such as in-service eye monitors, traffic monitoring, optical module identification and link training are just a few of the advantages that end users leverage for faster bring up, higher reliability and smarter networks.

Recent Searches
Recently Viewed Products
  • No Recent Parts found!

Parametric Search

topOrder releaseDate Part Number Ordering Short Description Package Datasheet Max Data Rate (Gbps) Supply Voltage Number of Channels Embedded CDR I/O Matrix Embedded SerDes Product Image Features Product Brief Application Notes User Guides Quick Setup Guide Errata Evaluation Board User Guide Software Brightcove Video Design Resource Additional Resources
 
999 2017/06/19 S28115 Inquire 100 Gbps Multi-Link Gearbox (MLG) supporting 10 x 10GE
19mm 324-pin HFCBGA
Request Content 28 2.5, 1.2, 0.9
1 or 10
Yes
10:4 and 10:10
Yes
S28110+S28115_300dpi.png
XFI and SFP+ compliant 10-lane host interface

OIF CEI-28G-SR compliant module interface

OIF MLG 1.0 compliant in-band coding

IEEE 802.3 Clause 49 compliant PCS on each 10GE input and output lane

Provisionable lane alignment marker insertion in the MLG mux

Provisionable lane physical lane assignment in the MLG demux

3-Tap Transmit FIR (pre and post-cursor emphasis) on all 10G and 28G transmitters

Programmable 28 Gbps output voltage to over 800mVpp

Integrated CTLE and limiting amp on 10G and 28G receivers

Receive eye monitors for in service link margin evaluation and receiver optimization

Virtual lane identification and BIP error reporting

Reference clock at 1/16th, 1/32nd or 1/64th the host interface rate

Flexible timing modes including reference timing and recovered clock timing

Up to 6 optional clock outputs from any internal clock source

Request Content Request Content Request Content Request Content
999 2017/06/22 QT2025 Inquire 10GE Serial to XAUI PHY 10GBASE-LRM, LR, SR, 10GBASE-KR (SFP+ and Serial Backplane)
13mm 144-pin PBGA
Request Content 10.52 1.8, 1.2
1
Yes
4:1
Yes
QT2025_300dpi.png
1G/10G: 1/10GE LAN/WAN & 1/10GFC

Advanced EDC engine with auto tap weight adjustment & tracking

10G high-speed interface with integrated EDC and transmit wave shaping

XAUI interface with equalization and transmit wave shaping

Integrated loopbacks and test features

Compliant to applicable IEEE & INCITS Specs

Request Content Request Content Request Content Request Content Request Content Request Content Request Content
999 2017/06/22 QT2225 Inquire Dual 10GE Serial to XAUI PHY for 10GBASE-LRM, LR, SR, 10G BASE-KR (SFP+ and Serial Backplane)
23mm 484-pin BGA
Request Content 10.52 1.8, 1.2
2
Yes
2 x 4:1
Yes
QT2225_300dpi.png
Dual port 1G/10G: 1/10GE LAN/WAN & 1/10GFC

Advanced EDC engine with auto tap weight adjustment & advanced tracking

10G high-speed interface with integrated EDC and transmit wave shaping

XAUI interface with equalization and transmit wave shaping

Integrated loopbacks and test features

Compliant to applicable IEEE & INCITS Specs

QT2225_PB3033 (1).pdf
Request Content Request Content
999 2017/08/29 MATP-10025 Inquire PRISM: 4 x 25G NRZ to 1 x 53 GBaud PAM4 PHY with FEC and integrated laser driver
10mm 176-pin FCBGA
Request Content 106.25 1.8, 1.0, 0.75
1
Yes
4:1
Yes
PRISM_angled.png
1 x 53 Gbaud PAM-4 Network Interface

4 x 25 Gbps Host Interface

DSP for 2 km reach over SMF

Integrated FEC

Integrated Linear Modulator Driver

PAM-4 test and diagnostic features

10 x 10 mm BGA

Request Content Request Content 6011252408001
Request Content
999 2020/09/03 MATP-05025 Inquire PRISM-50: 2 x 25G NRZ to 1 x 26 GBaud PAM4 PHY with integrated laser driver
10mm 176-pin FCBGA
Request Content 53.125 1.8, 1.0, 0.75
1
Yes
2:1
Yes
PRISM_angled.png
Serial 50 Gb/s PAM4 or 50Gb/s NRZ signaling on the network interface

2 x 25 Gb/s NRZ host interface

Integrated laser driver for direct connection to EML or silicon photonics modulators

Support for 10km and 40km SMF links

Flexible protocol support with data rates from 48 Gb/s to 54 Gb/s

10 x 10 mm BGA

Request Content