Ethernet PHY

Ethernet PHY

MACOM’s portfolio of 10G/25G/40G/50G/100G Ethernet Physical Layer (PHY) devices offers unparalleled performance while maintaining high density at low cost. Integrated high-speed, high performance mixed signal I/O using advanced CMOS process nodes support a variety of optical and copper connectivity interfaces. This allows the Ethernet PHY product line to span rack and cluster connectivity within the data center and seamlessly extend to connect multiple data centers together over DWDM optical links. Advanced features such as in-service eye monitors, traffic monitoring, optical module identification and link training are just a few of the advantages that end users leverage for faster bring up, higher reliability and smarter networks.

Recent Searches
Recently Viewed Products
  • No Recent Parts found!

Parametric Search

releaseDate Part Number Ordering Short Description Package Datasheet Max Data Rate (Gbps) Supply Voltage Number of Channels Embedded CDR I/O Matrix Embedded SerDes Product Image Features Product Brief Application Notes User Guides Quick Setup Guide Errata Evaluation Board User Guide Software Brightcove Video Design Resource Additional Resources
 
2017/06/19 S28115 Inquire 100 Gbps Multi-Link Gearbox (MLG) supporting 10 x 10GE
19mm 324-pin HFCBGA
Datasheet
28 2.5, 1.2, 0.9
1 or 10
Yes
10:4 and 10:10
Yes
S28110+S28115_300dpi.png
XFI and SFP+ compliant 10-lane host interface

OIF CEI-28G-SR compliant module interface

OIF MLG 1.0 compliant in-band coding

IEEE 802.3 Clause 49 compliant PCS on each 10GE input and output lane

Provisionable lane alignment marker insertion in the MLG mux

Provisionable lane physical lane assignment in the MLG demux

3-Tap Transmit FIR (pre and post-cursor emphasis) on all 10G and 28G transmitters

Programmable 28 Gbps output voltage to over 800mVpp

Integrated CTLE and limiting amp on 10G and 28G receivers

Receive eye monitors for in service link margin evaluation and receiver optimization

Virtual lane identification and BIP error reporting

Reference clock at 1/16th, 1/32nd or 1/64th the host interface rate

Flexible timing modes including reference timing and recovered clock timing

Up to 6 optional clock outputs from any internal clock source

Product Brief
Application Note
S2811x 100 Gb/s Gearbox 2 Alarms and Fault Handling PRELIMINARY v0.1 - S2811x 100 Gb/s Gearbox 2 Alarms and Fault Handling PRELIMINARY v0.1
Quick Setup Guide
Errata
Errata
2017/06/22 QT2025 Buy 10GE Serial to XAUI PHY 10GBASE-LRM, LR, SR, 10GBASE-KR (SFP+ and Serial Backplane)
13mm 144-pin PBGA
Datasheet
10.52 1.8, 1.2
1
Yes
4:1
Yes
QT2025_300dpi.png
1G/10G: 1/10GE LAN/WAN & 1/10GFC

Advanced EDC engine with auto tap weight adjustment & tracking

10G high-speed interface with integrated EDC and transmit wave shaping

XAUI interface with equalization and transmit wave shaping

Integrated loopbacks and test features

Compliant to applicable IEEE & INCITS Specs

QT2025_PB3031 (1).pdf
QT2x25 QT2025/QT2035 Application Note Product Revision Differences: vA to vB January 16, 2008 QT2025/QT2035 Application Note Product Revision Differences: vA to vB January 16, 2008 Rev  - QT2x25 QT2025/QT2035 Application Note Product Revision Differences: vA to vB January 16, 2008 QT2025/QT2035 Application Note Product Revision Differences: vA to vB January 16, 2008 Rev 
QT2025 Qt2025 SFP+ QRB Test Platform Training Material Using CX4 Connector Application Notes Rev 1 - QT2025 Qt2025 SFP+ QRB Test Platform Training Material Using CX4 Connector Application Notes Rev 1
QT2025 QT2025 Backplane Demo Instructions 2 Application Notes Rev 1 - QT2025 QT2025 Backplane Demo Instructions 2 Application Notes Rev 1
QT2x25 QT2025/35 B Version Synchronous Ethernet Support August 2007 QT2025/35 B Version Synchronous Ethernet Support August 2007 Rev  - QT2x25 QT2025/35 B Version Synchronous Ethernet Support August 2007 QT2025/35 B Version Synchronous Ethernet Support August 2007 Rev 
QT2x25 QT2035S Evaluation Report - QT2035S – InfiniBand 1x Cable Testing v1.00 - 03.23.07 QT2035S Evaluation Report - QT2035S – InfiniBand 1x Cable Testing v1.00 - 03.23.07 Rev  - QT2x25 QT2035S Evaluation Report - QT2035S – InfiniBand 1x Cable Testing v1.00 - 03.23.07 QT2035S Evaluation Report - QT2035S – InfiniBand 1x Cable Testing v1.00 - 03.23.07 Rev 
QT2x25 Potential Issue with QT2025, QT2225 & QT2035Firmware 2.0.3.0 and earlier - QT2x25 Potential Issue with QT2025, QT2225 & QT2035Firmware 2.0.3.0 and earlier
QT2x25 QT2x25 - Application Note: AN3180 Trouble Shooting Guide - QT2x25 QT2x25 - Application Note: AN3180 Trouble Shooting Guide
QT2x25 Controlling the INIT Driver Feature for Backplane Applications In f/w v33.0.0 - QT2x25 Controlling the INIT Driver Feature for Backplane Applications In f/w v33.0.0
QT2x25 QT2x25: Programming Application Note AN3174 v2.70 - QT2x25 QT2x25: Programming Application Note AN3174 v2.70
QT2x25 QT2x25 Application Note Frequently Asked Questions v1.00 - QT2x25 QT2x25 Application Note Frequently Asked Questions v1.00
QT2x25 QT2x25: 1GE Operation in Module Applications Application Note AN3178 v1.0 - QT2x25 QT2x25: 1GE Operation in Module Applications Application Note AN3178 v1.0
QT2x25 Understanding QT2x25 REFCLK Jitter Specifications v1.0 - QT2x25 Understanding QT2x25 REFCLK Jitter Specifications v1.0
QT2x25 QT2x25: Booting Options v2.1 - QT2x25 QT2x25: Booting Options v2.1
QT2x25 QT2025, QT2025-1, QT2225 Power Supply Filtering Rev 2.2 - QT2x25 QT2025, QT2025-1, QT2225 Power Supply Filtering Rev 2.2
QT2x25 QT2x25 Reset Issue on UC_I2C Bus January 23, 2009 - QT2x25 QT2x25 Reset Issue on UC_I2C Bus January 23, 2009
QT2x25 QT2xx5 Application Note Schematic and Layout Recommendations 12.08.08 - QT2x25 QT2xx5 Application Note Schematic and Layout Recommendations 12.08.08
QT2x25 Results for SFP+ 10GBASE-LRM, -SR, - LR SFP+ passive twinax cable Jun08 - QT2x25 Results for SFP+ 10GBASE-LRM, -SR, - LR SFP+ passive twinax cable Jun08
QT2x25 QT2025/-1, QT2225/-1 Evaluation Report/Interoperability Report v3.00 - QT2x25 QT2025/-1, QT2225/-1 Evaluation Report/Interoperability Report v3.00
QT2025 QT2025 Training Material - QT2025 QT2025 Training Material
QT2025 QT2025 SFP+ Reference Design Schematic Images - QT2025 QT2025 SFP+ Reference Design Schematic Images
QT2025_UM3000_GUI.pdf
QT2225_DEVICEvC_PRM3003.pdf
QT2225_DEVICEvD_DB_PRM3103.pdf
QT2025_DEVICEvB_PRM3000.pdf
QT2025_DEVICEvC_PRM3004.pdf
QT2025_DEVICEvD_DB_PRM3104.pdf
QT2025_PRM3001_Revision_Differences_AtoB.pdf
Quick Setup Guide
Quick Setup Guide
Quick Setup Guide
User's Guide
Programmer's Reference Manual
QT2x25D_ERR3150.pdf
QT2025_DEVICEvC_ERR3052_rev1_01.pdf
QT2025_ERR3017_DEVICEvA.pdf
Evaluation Board User Guide
QT2025_OrcadSchematicLibrarySymbol.zip
QT2025_DEVICEvA_BSDL2001.zip
QT2225_1_SFP_Plus_Ref_SCH2022_ORCAD_121407.zip
QT2225_BSDL2004_Device_vA.zip
QT2225_OrcadLibrarySymbol.zip
QT2x25_DEVICEvA_Firmware_v1_3_5.zip
QT2x25_DEVICEvA_SPCE1802.zip
QT2x25_DEVICEvB_C_LRMFirmware_v255_12_09.zip
QT2x25_DEVICEvC_Firmware_v255_14_42.zip
QT2x25_DEVICEvC_KRFirmware_v255_16_111.zip
QT2x25_DEVICEvCandLater_SPCE1801.zip
QT2x25_DEVICEvD_DB_Firmware_v2_0_3_2.zip
QT2x25_DEVICEvD_DB_KRFirmware_v33_0_0.zip
QT2x25_SynopsisVCSverilog_040709.zip
QT2x25_VerilogModel_CadenceNC_VCS_Questa.zip
2017/06/22 QT2225 Buy Dual 10GE Serial to XAUI PHY for 10GBASE-LRM, LR, SR, 10G BASE-KR (SFP+ and Serial Backplane)
23mm 484-pin BGA
Datasheet
10.52 1.8, 1.2
2
Yes
2 x 4:1
Yes
QT2225_300dpi.png
Dual port 1G/10G: 1/10GE LAN/WAN & 1/10GFC

Advanced EDC engine with auto tap weight adjustment & advanced tracking

10G high-speed interface with integrated EDC and transmit wave shaping

XAUI interface with equalization and transmit wave shaping

Integrated loopbacks and test features

Compliant to applicable IEEE & INCITS Specs

QT2225_PB3033 (1).pdf
QT2x25_EDCRegisterAccessIssue_Summary.pdf
QT2x25_AN3180_TroubleshootingGuide.pdf
QT2x25 Controlling the INIT Driver Feature for Backplane Applications In f/w v33.0.0 - QT2x25 Controlling the INIT Driver Feature for Backplane Applications In f/w v33.0.0
QT2x25 QT2x25: Programming Application Note AN3174 v2.70 - QT2x25 QT2x25: Programming Application Note AN3174 v2.70
QT2x25 QT2x25 Application Note Frequently Asked Questions v1.00 - QT2x25 QT2x25 Application Note Frequently Asked Questions v1.00
QT2x25 QT2x25: 1GE Operation in Module Applications Application Note AN3178 v1.0 - QT2x25 QT2x25: 1GE Operation in Module Applications Application Note AN3178 v1.0
QT2x25 Understanding QT2x25 REFCLK Jitter Specifications v1.0 - QT2x25 Understanding QT2x25 REFCLK Jitter Specifications v1.0
QT2x25 QT2x25: Booting Options v2.1 - QT2x25 QT2x25: Booting Options v2.1
QT2x25 QT2025, QT2025-1, QT2225 Power Supply Filtering Rev 2.2 - QT2x25 QT2025, QT2025-1, QT2225 Power Supply Filtering Rev 2.2
QT2x25_UC_I2C_Reset_AN3169.pdf
QT2x25 QT2xx5 Application Note Schematic and Layout Recommendations 12.08.08 - QT2x25 QT2xx5 Application Note Schematic and Layout Recommendations 12.08.08
QT2x25 Results for SFP+ 10GBASE-LRM, -SR, - LR SFP+ passive twinax cable Jun08 - QT2x25 Results for SFP+ 10GBASE-LRM, -SR, - LR SFP+ passive twinax cable Jun08
QT2x25 QT2025/-1, QT2225/-1 Evaluation Report/Interoperability Report v3.00 - QT2x25 QT2025/-1, QT2225/-1 Evaluation Report/Interoperability Report v3.00
QT2025_OrcadSchematicLibrarySymbol.zip
QT2225_OrcadLibrarySymbol.zip
QT2x25_DEVICEvA_Firmware_v1_3_5.zip
QT2x25_DEVICEvB_C_LRMFirmware_v255_12_09.zip
QT2x25_DEVICEvC_Firmware_v255_14_42.zip
QT2x25_DEVICEvC_KRFirmware_v255_16_111.zip
QT2x25_DEVICEvD_DB_Firmware_v2_0_3_2.zip
QT2x25_DEVICEvD_DB_KRFirmware_v33_0_0.zip
QT2x25_SynopsisVCSverilog_040709.zip
QT2x25_VerilogModel_CadenceNC_VCS_Questa.zip
2017/08/29 MATP-10025 Inquire PRISM: 4 x 25G NRZ to 1 x 53 GBaud PAM4 PHY with FEC and integrated laser driver
10mm 176-pin FCBGA
MATP-10025D_V2P.pdf.pdf
106.25 1.8, 1.0, 0.75
1
Yes
4:1
Yes
PRISM_angled.png
1 x 53 Gbaud PAM-4 Network Interface

4 x 25 Gbps Host Interface

DSP for 2 km reach over SMF

Integrated FEC

Integrated Linear Modulator Driver

PAM-4 test and diagnostic features

10 x 10 mm BGA

MATP_10025C_MACOM_PRISM_Product_Brief.pdf
User Guide, MATP-10025C API, Version 1.0
User Guide, MATP-10025C Network TX, Version 1.0
User Guide, MATP-10025C Host Interface, Version 1.0
User Guide, MATP-10025C Network RX, Version 1.0
User Guide, PRISM MATP-10025C CRB Evaluation Board
6011252408001
MATP_10025C_CRB_Eval_Board_Design_Database.zip
2020/09/03 MATP-05025 Inquire PRISM-50: 2 x 25G NRZ to 1 x 26 GBaud PAM4 PHY with integrated laser driver
10mm 176-pin FCBGA
MATP-05025D_V3P.pdf.pdf
53.125 1.8, 1.0, 0.75
1
Yes
2:1
Yes
PRISM_angled.png
Serial 50 Gb/s PAM4 or 50Gb/s NRZ signaling on the network interface

2 x 25 Gb/s NRZ host interface

Integrated laser driver for direct connection to EML or silicon photonics modulators

Support for 10km and 40km SMF links

Flexible protocol support with data rates from 48 Gb/s to 54 Gb/s

10 x 10 mm BGA